搜索
您的当前位置:首页正文

Synchronizing device for high data rates

来源:独旅网
专利内容由知识产权出版社提供

专利名称:Synchronizing device for high data rates发明人:BRUECKNER, ROLAND, DIPL.-ING.申请号:EP90116985.4申请日:19900904公开号:EP0419896B1公开日:19950308

摘要:Synchronisation device for high-rate input data (DE) with a delay line to

generate a plurality of clock signals (CK1 to CKn) shifted in relation to one another, with aregister line (RK), comprising a plurality of register trigger circuits (KA1 to KAn), whichserves to sample the input signal (DE), with a phase register (PR), in which the logic statesof the clock signals (CK1 to CKn) from one edge of the input data are stored and with acontrol logic (SL) which selects the appropriate register trigger circuit and the associatedclock signal to sample the input data (DE).

申请人:SIEMENS AKTIENGESELLSCHAFT,SIEMENS AG,SIEMENS AKTIENGESELLSCHAFT

地址:DE

国籍:DE

更多信息请下载全文后查看

因篇幅问题不能全部显示,请点此查看更多更全内容

Top